

METHOD FOR STORING IN NONVOLATILE MEMORY
AND STORAGE UNIT

CROSS-REFERENCE TO RELATED APPLICATIONS

5 This application is based upon and claims the benefits of priority from the prior Japanese Patent Application No. 2002-374366, filed on December 25, 2002, the entire contents of which are incorporated herein by reference.

10

BACKGROUND OF THE INVENTION

(1) Field of the Invention

The present invention relates to a method for storing in a nonvolatile memory and a storage unit and, 15 more particularly, to a method for storing in a nonvolatile memory which can be rewritten by a central processing unit and a storage unit for storing data in a rewritable nonvolatile memory.

(2) Description of the Related Art

20 Structurally nonvolatile memories, such as flash ROMs and EEPROMs, cannot be written unless data stored in them has been erased by the block or in block before writing data. That is to say, the same method that is used for rewriting data in RAMs cannot be adopted to rewrite 25 data in them. Accordingly, there are drivers which make a user feel as if he/she were accessing a RAM in spite of access to a nonvolatile memory.

These drivers exercise control so that an address specified by an application will correspond on a one-to-one basis to an address in a nonvolatile memory where data can be written. By doing so, a user will feel as if he/she
5 were accessing a RAM.

For example, it is assumed that an application gives instructions to store the data "1" at address A in a nonvolatile memory and that at this time a driver stores the data "1" at address B1 in the nonvolatile memory. Then
10 it is assumed that the application gives instructions to store the data "2" at address A. If data in the nonvolatile memory has not been erased by the block or in block, the data "1" stored at address B1 cannot be rewritten to the data "2." The driver therefore stores the
15 data "2" at new address B2 in the nonvolatile memory. The driver stores the correspondence between the address specified by the application and the address in the nonvolatile memory where the data was actually stored in the nonvolatile memory. Afterwards, the driver refers to
20 this correspondence between the addresses when it reads the data. By doing so, the correct data can be read.

The writing of data by a driver to a nonvolatile memory will now be described. Fig. 8 is a flow chart showing procedures for the process of writing data
25 performed by a driver. A driver will store data in a nonvolatile memory in accordance with the following procedures.

[Step S51] A driver searches a nonvolatile memory for an area (free area) where data can be written.

[Step S52] The driver writes write start information indicative of the beginning of writing the 5 data into write management information in the nonvolatile memory.

[Step S53] The driver writes the data to the area it searched for in step S51.

[Step S54] The driver writes the correspondence 10 between an address designated by an application to store the data and an address in the nonvolatile memory where the data was actually stored into address management information in the nonvolatile memory.

[Step S55] The driver writes write completion 15 information indicative of the completion of the writing of the data into the write management information.

The driver refers to the correspondence between the addresses in the address management information to read the data the application requests from the nonvolatile 20 memory.

Procedures for the process of rewriting data performed by a driver will now be described. Fig. 9 is a flow chart showing procedures for the process of rewriting data performed by a driver. A driver will rewrite data in 25 a nonvolatile memory in accordance with the following procedures.

[Step S61] A driver searches a nonvolatile memory

for an area (free area) where data for rewriting can be written.

[Step S62] The driver writes write start information indicative of the beginning of the writing of 5 the data for rewriting into write management information in the nonvolatile memory.

[Step S63] The driver writes the data for rewriting to the area it searched for in step S61.

[Step S64] The driver writes the correspondence 10 between an address designated by an application to store the data and a new address in the nonvolatile memory where the data for rewriting was actually stored into address management information in the nonvolatile memory.

[Step S65] The driver writes override information 15 into address management information corresponding to data to be rewritten to negate the correspondence between addresses regarding the data to be rewritten.

[Step S66] The driver writes deletion completion 20 information for negating (deleting) the data to be rewritten into the write management information.

[Step S67] The driver writes write completion information indicative of the completion of the writing of the data for rewriting into the write management information.

25 As stated above, by storing the address management information, the driver can also read the data for rewriting from the nonvolatile memory.

Procedures for a garbage collection process will now be described. Fig. 10 is a flow chart showing procedures for a garbage collection process performed by a driver. A driver will perform garbage collection in a 5 nonvolatile memory in accordance with the following procedures.

[Step S71] A driver selects a copy source unit (this unit means an erase unit).

10 [Step S72] The driver writes copy start information to a header area in a copy destination unit which will become a spare unit.

15 [Step S73] The driver copies valid data in the copy source unit to the copy destination unit. This valid data means data which is not included in the deleted data described in step S66 in Fig. 9.

[Step S74] The driver writes copy completion information indicative of the completion of copying to the header area in the copy destination unit.

20 [Step S75] The driver writes deletion completion information for negating (deleting) the copy source unit to a header area in the copy source unit.

[Step S76] The driver erases data in the copy source unit. As a result, new data can be written to the copy source unit.

25 [Step S77] The driver writes header information to the header area in the copy source unit.

As stated above, the driver performs garbage

collection, writing information to the header areas in the copy source unit and the copy destination unit.

It is assumed that the supply of power is shut off in the middle of a driver performing the above process of writing data to a nonvolatile memory and then returns to normal. The driver refers to information, which is stored in the nonvolatile memory and which indicates the beginning and completion of writing the data, to judge whether the data written is reliable. If information indicative of the completion of the writing of the data is not stored, then the driver will perform the restoration process of writing the data again.

In addition, a method for storing comprising the steps of detecting a factor in interruption of writing data, adding data to this data according to the factor in the interruption, and determining the scope of reliable data is disclosed (see, for example, Japanese Unexamined Patent Publication No. 2000-132464, p.4 and Fig. 1).

However, if the supply of power is shut off in the middle of information (storage management information) regarding the correspondence between an address designated by an application and an address in a nonvolatile memory where data was actually stored being written and then returns to normal, the subsequent data restoration process may be performed on the basis of erroneous storage management information.

SUMMARY OF THE INVENTION

The present invention was made under the background circumstances as described above. An object of the present invention is to provide a method for storing in a nonvolatile memory and a storage unit by which a restoration process can be performed properly after a return from interruption of a process by judging whether the storing of storage management information is completed.

In order to achieve the above object, a method for storing in a nonvolatile memory which can be rewritten by a central processing unit is provided. This method for storing in a nonvolatile memory comprises the steps of storing storage management information regarding the storage management of data to be stored in the nonvolatile memory, the unit of the data being smaller than an erase unit in the nonvolatile memory, storing storage completion information indicative of the completion of the storing of the storage management information in the nonvolatile memory, and judging, after a return from interruption of a process which occurred in the middle of the storage management information being stored, by referring to the storage completion information whether the storing of the storage management information is completed.

Furthermore, in order to achieve the above object, a storage unit for storing data in a rewritable nonvolatile memory is provided. This storage unit comprises a storage management information store section

for storing storage management information regarding the storage management of data to be stored in the nonvolatile memory, the unit of the data being smaller than an erase unit in the nonvolatile memory, a storage completion 5 information store section for storing storage completion information indicative of the completion of the storing of the storage management information in the nonvolatile memory, and a stored information judgment section for judging, after a return from interruption of a process 10 which occurred in the middle of the storage management information being stored, by referring to the storage completion information whether the storing of the storage management information is completed.

The above and other objects, features and 15 advantages of the present invention will become apparent from the following description when taken in conjunction with the accompanying drawings which illustrate preferred embodiments of the present invention by way of example.

20 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows the principles underlying the present invention.

Fig. 2 shows the hardware structure of a cellular phone to which a store method in a nonvolatile memory 25 according to the present invention is applied.

Fig. 3 is a functional block diagram of a CPU.

Fig. 4 shows an example of the storage structure of

a flash memory.

Fig. 5 is a flow chart showing procedures for the process of writing data performed by a CPU.

5 Fig. 6 is a flow chart showing procedures for the process of rewriting data performed by a CPU.

Fig. 7 is a flow chart showing procedures for a garbage collection process performed by a CPU.

Fig. 8 is a flow chart showing procedures for the process of writing data performed by a driver.

10 Fig. 9 is a flow chart showing procedures for the process of rewriting data performed by a driver.

Fig. 10 is a flow chart showing procedures for a garbage collection process performed by a driver.

15 DESCRIPTION OF THE PREFERRED EMBODIMENT

An embodiment of the present invention will now be described with reference to the drawings.

Fig. 1 shows the principles underlying the present invention. By executing a driver for storing data in a rewritable nonvolatile memory 6, a central processing unit 1 shown in Fig. 1 stores data specified by an application it executes separately from the driver in the nonvolatile memory 6. The central processing unit 1 includes a data store section 2, a storage management information store section 3, a storage completion information store section 4, and a stored information judgment section 5 to execute the driver.

The data store section 2 stores data A1, A2,..., and An in the nonvolatile memory 6 in accordance with instructions from an application. The unit of each of the data is smaller than an erase unit

5 The storage management information store section 3 stores storage management information B1, B2, ..., and Bn regarding the storage management of data A1, A2,..., and An, respectively, in the nonvolatile memory 6. When data A1 is stored in the nonvolatile memory 6, the storage management 10 information store section 3 stores storage management information B1 regarding data A1. Similarly, when data An is stored in the nonvolatile memory 6, the storage management information store section 3 stores storage management information Bn regarding data An.

15 Storage management information B1 is an address specified by, for example, an application to store data A1 and an address in the nonvolatile memory 6 where the data store section 2 actually stored data A1. The same applies to storage management information B2,..., and Bn.

20 When the storing of storage management information B1 in the nonvolatile memory 6 is completed, the storage completion information store section 4 stores storage completion information C1 indicative of the completion of storing storage management information B1 in the 25 nonvolatile memory 6. The same applies to storage completion information C2,..., and Cn. Storage completion information C1 corresponds to storage management

information B1. Similarly, storage completion information Cn corresponds to storage management information Bn.

When the power fails in the middle of the storage processing unit 1 fails in the middle of the storage 5 management information store section 3 storing storage management information B1 and then returns to normal, the stored information judgment section 5 judges by referring to storage completion information C1 whether storage management information B1 has been stored. The same 10 applies to storage management information B2,..., and Bn.

Operation performed in Fig. 1 will now be described.

First, the data store section 2 stores data A1, A2,..., and An in the nonvolatile memory 6 in accordance with instructions from an application.

15 Each time the data store section 2 stores data A1, A2,..., or An, the storage management information store section 3 stores storage management information B1, B2,..., or Bn regarding data A1, A2,..., or An, respectively, in the nonvolatile memory 6.

20 Each time the storage management information store section 3 completes the storing of storage management information B1, B2,..., or Bn, the storage completion information store section 4 stores storage completion information C1, C2,..., or Cn respectively.

25 When the power fails in the middle of the storage management information store section 3 storing storage management information B1, B2,..., or Bn and then returns to

normal, the stored information judgment section 5 judges by referring to storage completion information C1, C2,..., or Cn, respectively, whether storage management information B1, B2,..., or Bn has been stored in the 5 nonvolatile memory 6.

As stated above, when the storing of storage management information in a nonvolatile memory is completed, storage completion information indicative of the completion of storing is stored in the nonvolatile 10 memory. Then whether the storage management information has been written is judged by referring to the storage completion information. Therefore, even if a process is interrupted due to, for example, a power failure, the process of restoring data can be performed properly.

15 An example of a case where a store method in a nonvolatile memory according to the present invention is applied to a cellular telephone will now be described. Fig. 2 shows the hardware structure of a cellular phone to which a store method in a nonvolatile memory according to 20 the present invention is applied. As shown in Fig. 2, a cellular phone 10 comprises a CPU 10a, a ROM 10b, a RAM 10c, a flash ROM 10d, a RAM 10e, a backup battery 10f, a battery pack 10g, and a bus 10h.

The CPU 10a is connected to the ROM 10b, the RAM 25 10c, the flash ROM 10d, and the RAM 10e via the bus 10h and controls the entire unit.

The ROM 10b stores an operating system (OS) program,

an application program with a telephonic communication function, an application program with an address book function, and the like. The ROM 10b also stores a driver program used for storing data to be processed by the CPU 10a in the flash ROM 10d.

The RAM 10c temporarily stores at least part of the OS, an application, or the driver executed by the CPU 10a. The RAM 10c also stores various pieces of data necessary for a process performed by the CPU 10a.

The flash ROM 10d stores data, including an address book, which must not be lost. The flash ROM 10d is a rewritable nonvolatile memory. For example, even if the supply of power from the battery pack 10g, being a main power source in the cellular phone 10, is shut off, data stored in the flash ROM 10d will be held. The flash ROM 10d need only be a rewritable nonvolatile memory which can hold data even in the case of the supply of power being shut off, and may be, for example, an EEPROM.

The RAM 10e stores data, including data for setting the function of the cellular phone 10, which must not be lost. Power is always supplied from the backup battery 10f to the RAM 10e. Therefore, even if the supply of power from the battery pack 10g, being a main power source in the cellular phone 10, is shut off, data stored in the RAM 10e will be held.

The battery pack 10g attached to the backside of the cellular phone 10 supplies power to the CPU 10a, the

ROM 10b, the RAM 10c, and the flash ROM 10d.

By adopting the above structure, the cellular phone 10 can realize a telephonic communication function, an address book function, and the like.

5 A function realized by the CPU 10a executing the driver for storing data in the flash ROM 10d will now be described. When the CPU 10a writes data to or reads data from the flash ROM 10d by executing, for example, an address book application, the CPU 10a will execute the
10 driver to access the flash ROM 10d.

Fig. 3 is a functional block diagram of the CPU. As shown in Fig. 3, the CPU 10a includes a data store section 11, a management information store section 12, a completion information store section 13, and a stored
15 information judgment section 14. In addition, data 15, address management information 16a, write management information 16b, copy write management information 16c, an address management completion flag 17a, a write completion flag 17b, and a copy write completion flag 17c to be
20 stored in the flash ROM 10d are shown in Fig. 3.

The data store section 11 writes the data 15 to a free area, being an area where data is not written after erasing, in the flash ROM 10d in accordance with instructions from an application to write it. Furthermore,
25 in accordance with instructions from an application to read, the data store section 11 refers to the address management information 16a stored in the flash ROM 10d

(described later in detail) and reads the stored data 15 from the flash ROM 10d. The data store section 11 also erases stored data by the erase unit (described later in detail).

5 When the data store section 11 stores the data 15 in the flash ROM 10d, the management information store section 12 stores the address management information 16a regarding the management of the address of the data 15 in the flash ROM 10d. The address management information 16a
10 consists of an address designated on an application to write the data 15, an address in the flash ROM 10d where the data store section 11 actually writes the data 15, and information which indicates that these addresses are valid or invalid. An application may designate a location where
15 the data 15 is to be stored by a file name in place of an address. In this case, the address management information 16a will include not an address but a file name.

When a request to read the data 15 is made by an application, the data store section 11 refers to the
20 address management information 16a, obtains an address in the flash ROM 10d which corresponds to an address designated on the application and at which the data 15 was actually stored, and reads the data 15 stored at this address.

25 Furthermore, when the data store section 11 stores the data 15 in the flash ROM 10d, the management information store section 12 stores the write management

information 16b regarding the writing of the data 15 in the flash ROM 10d. The write management information 16b consists of information which indicates that the data store section 11 begins to write the data 15 to the flash 5 ROM 10d, information which indicates that the data store section 11 completes the writing of the data 15, and information which indicates that the data store section 11 deletes (negates) the data 15 it wrote.

In addition, the management information store 10 section 12 stores the copy write management information 16c regarding a garbage collection process (described later in detail) in the flash ROM 10d. The copy write management information 16c consists of information indicative of the beginning of the copying of data in a 15 garbage collection process, information indicative of the completion of the copying of the data in the garbage collection process, and information indicative of the deletion of the data from the copy source in the garbage collection process.

When the management information store section 12 completes the writing of the address management information 16a to the flash ROM 10d, the completion 20 information store section 13 writes the address management completion flag 17a indicative of the completion of writing to the flash ROM 10d.

Moreover, when the management information store section 12 completes the writing of the write management

information 16b to the flash ROM 10d, the completion information store section 13 writes the write completion flag 17b indicative of the completion of writing to the flash ROM 10d.

5 In addition, when the management information store section 12 completes the writing of the copy write management information 16c to the flash ROM 10d, the completion information store section 13 writes the copy write completion flag 17c indicative of the completion of
10 writing to the flash ROM 10d.

If in the middle of the management information store section 12 writing the address management information 16a, the write management information 16b, or the copy write management information 16c, the supply of power from the battery pack 10g is shut off due to, for example, its removal from the body of the cellular phone 10 or the hardware is reset, and then returns to normal, the stored information judgment section 14 judges by referring to the address management completion flag 17a, 15 the write completion flag 17b, or the copy write completion flag 17c whether the writing of this management information is completed.
20

For example, it is assumed that the supply of power is shut off in the middle of the management information store section 12 writing the address management information 16a to the flash ROM 10d and that the writing 25 of the address management information 16a is not completed.

In this case, the address management completion flag 17a which indicates that the writing of the address management information 16a is not completed will be stored in the flash ROM 10d. Therefore, when the supply of power returns 5 to normal, the stored information judgment section 14 can judge by referring to the address management completion flag 17a that the writing of the address management information 16a is not completed.

Each of the address management completion flag 17a, 10 the write completion flag 17b, and the copy write completion flag 17c is 1-bit data. Whether writing is completed will be indicated by the use of "0" or "1." By using 1-bit data, variations in write time in each memory cell in the flash ROM 10d can be decreased. Each of the 15 address management completion flag 17a, the write completion flag 17b, and the copy write completion flag 17c may be data made up of more than one bit. In this case, the stored information judgment section 14 should judge all values to be invalid (storing is not completed) except 20 the one indicative of the completion of storing. This will reduce the possibility of the stored information judgment section 14 misjudging, which results from a wrong value stored due to, for example, the supply of power being shut off.

25 The storage structure of the flash ROM 10d will now be described. Fig. 4 shows an example of the storage structure of the flash memory. As shown in Fig. 4, a

storage area in the flash ROM 10d is divided into erase units 21a, 21b, Data stored in the flash ROM 10d can be erased by the erase unit. Each of the erase units 21a, 21b, ... has the same storage structure, so only the storage 5 structure of the erase unit 21a will now be described.

The erase unit 21a is divided into an information area 22a and a data area 22b. The information area 22a is divided into a header area 23, management areas 24a and 25a, and flag areas 24b and 25b. The copy write management 10 information 16c and the copy write completion flag 17c described in Fig. 3 are stored in the header area 23. The address management information 16a is stored in the management area 24a. The address management completion flag 17a is stored in the flag area 24b. The write 15 management information 16b is stored in the management area 25a. The write completion flag 17b is stored in the flag area 25b.

The address management information 16a and the address management completion flag 17a are associated with 20 each other and are stored so that there will be relationship between them. The same applies to the write management information 16b and the write completion flag 17b and to the copy write management information 16c and the copy write completion flag 17c.

25 The data area 22b is divided into smaller areas 26. The unit of the data 15 written to the areas 26 is smaller than the erase unit in the flash ROM 10d. When the data

store section 11 shown in Fig. 3 stores a piece of data 15 in the area 26 in the data area 22b, the management information store section 12 stores the address management information 16a and write management information 16b related to this piece of data 15. The completion information store section 13 stores the address management completion flag 17a or the write completion flag 17b in the information area 22a.

By the way, if the process of rewriting data at the same address is performed on an application, the overwriting of data cannot be performed at the same address in the flash ROM 10d. Therefore, the management information store section 12 negates the address management information 16a corresponding data to be rewritten to make it invalid and stores the address management information 16a regarding the address of new data for rewriting. If the process of rewriting data is performed many times, negated (deleted) data will occupy the data area 22b. Accordingly, a garbage collection process will be performed to remove negated data.

The data store section 11 selects an unused erase unit. The data store section 11 refers to information, which is included in the write management information 16b and which indicates that written data was deleted, selects only data (valid data) not deleted, and copies it to the data area 22b in the unused erase unit.

Procedures for processes performed by the CPU 10a

shown in Fig. 3 will now be described by the use of flow charts. Fig. 5 is a flow chart showing procedures for the process of writing data performed by the CPU. In accordance with the following procedures the CPU 10a will
5 write the data 15 to the flash ROM 10d.

[Step S1] The data store section 11 in the CPU 10a searches the flash ROM 10d for an area where the data 15 can be written.

[Step S2] The management information store section
10 12 in the CPU 10a writes the write management information
16b indicative of the beginning of writing the data 15 to
the flash ROM 10d.

[Step S3] The completion information store section
13 in the CPU 10a writes the write completion flag 17b
15 indicative of the completion of the writing of the write
management information 16b in step S2 to the flash ROM 10d.

[Step S4] The data store section 11 in the CPU 10a writes the data 15 designated by an application to the area in the flash ROM 10d to which the data 15 can be
20 written and which was searched for in step S1.

[Step S5] The management information store section
12 in the CPU 10a writes the address management
information 16a indicative of an address designated on the
application and an address in the flash ROM 10d where the
25 data 15 was actually stored (indicative of the
correspondence between these addresses) to the flash ROM
10d.

[Step S6] The completion information store section 13 in the CPU 10a writes the address management completion flag 17a indicative of the completion of the writing of the address management information 16a in step S5 to the 5 flash ROM 10d.

[Step S7] The management information store section 12 in the CPU 10a writes the write management information 16b indicative of the completion of the writing of the data 15 to the flash ROM 10d.

10 [Step S8] The completion information store section 13 in the CPU 10a writes the write completion flag 17b indicative of the completion of the writing of the write management information 16b to the flash ROM 10d.

It is assumed that while the CPU 10a is performing 15 the process in step S2, S5, or S7, the supply of power is shut off. When the supply of power returns to normal, the stored information judgment section 14 in the CPU 10a refers to the address management completion flag 17a and the write completion flag 17b to judge whether the writing 20 of the address management information 16a and the write management information 16b was completed. If the writing of the address management information 16a and the write management information 16b was completed, then the CPU 10a can perform a data restoration process properly by, for 25 example, resuming the interrupted process. If the writing of the address management information 16a and the write management information 16b was not completed, then the CPU

10a can perform, for example, the process of restoring the address management information 16a and the write management information 16b. Alternatively, the CPU 10a may negate the address management information 16a and the
5 write management information 16b so that they will not influence a subsequent process.

The process of rewriting data stored in the flash ROM 10d will now be described. Fig. 6 is a flow chart showing procedures for the process of rewriting data
10 performed by the CPU. In accordance with the following procedures the CPU 10a will rewrite data stored in the flash ROM 10d.

[Step S11] The data store section 11 in the CPU 10a searches the flash ROM 10d for an area where the new data
15 15 used for rewriting (data 15 for rewriting) can be written.

[Step S12] The management information store section 12 in the CPU 10a writes the write management information 16b indicative of the beginning of the writing of the data
20 15 for rewriting to the flash ROM 10d.

[Step S13] The completion information store section 13 in the CPU 10a writes the write completion flag 17b indicative of the completion of the writing of the write management information 16b in step S12 to the flash ROM
25 10d.

[Step S14] The data store section 11 in the CPU 10a writes the data 15 for rewriting designated by an

application to the area in the flash ROM 10d to which the data 15 for rewriting can be written and which was searched for in step S11.

[Step S15] The management information store section 5 12 in the CPU 10a writes the address management information 16a indicative of an address designated on the application and an address in the flash ROM 10d where the data 15 for rewriting was actually stored (indicative of the correspondence between these addresses) to the flash 10 ROM 10d.

[Step S16] The completion information store section 13 in the CPU 10a writes the address management completion flag 17a indicative of the completion of the writing of the address management information 16a in step S15 to the 15 flash ROM 10d.

[Step S17] The management information store section 12 in the CPU 10a writes information for negating the correspondence between addresses into the address management information 16a regarding data to be rewritten.

20 [Step S18] The completion information store section 13 in the CPU 10a writes the address management completion flag 17a indicative of the completion of the writing of the address management information 16a in step S17 to the flash ROM 10d.

25 [Step S19] The management information store section 12 in the CPU 10a writes information to the effect that the data to be rewritten was deleted into the write

management information 16b regarding it.

[Step S20] The completion information store section 13 in the CPU 10a writes the write completion flag 17b indicative of the completion of the writing of the write 5 management information 16b in step S19 to the flash ROM 10d.

[Step S21] The management information store section 12 in the CPU 10a stores the write management information 16b indicative of the completion of the writing of the data 15 for rewriting in the flash ROM 10d.

[Step S22] The completion information store section 13 in the CPU 10a writes the write completion flag 17b indicative of the completion of the writing of the write management information 16b in step S21 to the flash ROM 15 10d.

It is assumed that while the CPU 10a is performing the process in step S12, S15, S17, S19, or S21, the supply of power is shut off. When the supply of power returns to normal, the stored information judgment section 14 in the 20 CPU 10a refers to the address management completion flag 17a and the write completion flag 17b to judge whether the writing of the address management information 16a and the write management information 16b was completed. If the writing of the address management information 16a and the 25 write management information 16b was completed, then the CPU 10a can perform a data restoration process properly by, for example, resuming the interrupted process. If the

writing of the address management information 16a and the write management information 16b was not completed, then the CPU 10a can perform, for example, the process of restoring the address management information 16a and the 5 write management information 16b. Alternatively, the CPU 10a may negate the address management information 16a and the write management information 16b so that they will not influence a subsequent process.

Garbage collection will now be described. Fig. 7 10 is a flow chart showing procedures for a garbage collection process performed by the CPU. In accordance with the following procedures the CPU 10a will perform garbage collection in the flash ROM 10d.

[Step S31] The data store section 11 in the CPU 10a 15 selects a copy source unit (this unit means an erase unit) where negated data should be removed.

[Step S32] The management information store section 12 in the CPU 10a writes the copy write management information 16c indicative of the beginning of copying to 20 a header area in a copy destination unit.

[Step S33] The completion information store section 13 in the CPU 10a writes the copy write completion flag 17c indicative of the completion of the writing of the copy write management information 16c in step S32 to the 25 header area in the copy destination unit.

[Step S34] The data store section 11 in the CPU 10a copies valid data in the copy source unit to the copy

destination unit. The data store section 11 refers to information, which is included in the write management information 16b and which indicates that data was deleted, selects only valid data not deleted, and copies it to the

5 copy destination unit.

[Step S35] The management information store section 12 in the CPU 10a writes the copy write management information 16c indicative of the completion of copying to the header area in the copy destination unit.

10 [Step S36] The completion information store section 13 in the CPU 10a writes the copy write completion flag 17c indicative of the completion of the writing of the copy write management information 16c in step S35 to the header area in the copy destination unit.

15 [Step S37] The management information store section 12 in the CPU 10a writes the copy write management information 16c indicative of deletion to a header area in the copy source unit.

20 [Step S38] The completion information store section 13 in the CPU 10a writes the copy write completion flag 17c indicative of the completion of the writing of the copy write management information 16c in step S37 to the header area in the copy destination unit.

25 [Step S39] The data store section 11 in the CPU 10a erases all the data in the copy source unit.

[Step S40] The management information store section 12 in the CPU 10a writes header information to the header

area in the copy source unit. The copy source unit becomes a spare unit.

[Step S41] The completion information store section 13 in the CPU 10a writes the copy write completion flag 17c indicative of the completion of the writing of the header information in step S40 to the header area in the copy destination unit.

It is assumed that while the CPU 10a is performing the process in step S32, S35, S37, or S40, the supply of power is shut off. When the supply of power returns to normal, the stored information judgment section 14 in the CPU 10a refers to the copy write completion flag 17c to judge whether the writing of the copy write management information 16c was completed. If the writing of the copy write management information 16c was completed, then the CPU 10a can perform a data restoration process properly by recopying the data. If the writing of the copy write management information 16c was not completed, then the CPU 10a can perform, for example, the process of restoring the copy write management information 16c. Alternatively, the CPU 10a may negate the copy write management information 16c so that it will not influence a subsequent process.

As stated above, when the writing of the address management information 16a, the write management information 16b, and the copy write management information 16c is completed, the address management completion flag 17a, the write completion flag 17b, and the copy write

completion flag 17c, respectively, indicative of the completion of writing are stored. For example, when the supply of power is shut off and then returns to normal, whether the writing of management information was 5 completed is judged by referring to these flags. Therefore, if the writing of management information was completed, the CPU 10a can perform a data restoration process properly by recopying the data.

In the above embodiment, the address management 10 information 16a, the write management information 16b, the copy write management information 16c, the address management completion flag 17a, the write completion flag 17b, and the copy write completion flag 17c are stored in the flash ROM 10d. However, these management information 15 and flags can be stored in a memory other than the flash ROM 10d where data will not disappear even in the case of the supply of power being shut off. That is to say, they may be stored in the RAM 10e shown in Fig. 2.

As has been described in the foregoing, in the 20 present invention, storage completion information indicative of the completion of the storing of storage management information regarding the storage management of data in a nonvolatile memory is stored in the nonvolatile memory. When the process is interrupted and then returns 25 to normal, whether the storing of the storage management information was completed is judged by referring to the storage completion information. As a result, when a

process is interrupted and then returns to normal, a data restoration process can be performed properly.

The foregoing is considered as illustrative only of the principles of the present invention. Further, since 5 numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and applications shown and described, and accordingly, all suitable modifications and equivalents may be regarded as falling within the 10 scope of the invention in the appended claims and their equivalents.